

The EDET 80k Sensor Concept

Rainer H. Richter for the EDET collaboration and HLL

Design and technology Belle heritage Special requirements Rad hardness

22.05.2023



Sensor Requirements – 256k pixel quadrant

80kHz frame rate High position resolution Rad. Hardness Compact module design

- -> fast (rolling shutter, 100ns per row)
- -> thin sensor, small pixel
- -> multiple measures
- -> ASM with bump bonded control and ro chips

Almost same as Belle2 PXD requirements





ASM module with thinned sensor region (suppression of multiple scattering of medium energy electrons)

Two-side buttable (narrow gaps between quadrants)

Two thichness options 50µm and 30µm

Flip chipped control (Switcher) and readout chips (DCD-E, DMC) connection via bump bonds

Operation in rolling shutter mode (only activated row consumess power)

Operation in vacuum -> no active cooling of thinned region









Starting material top wafer (30µm or 50µm, resp.) wafer bonded to thick handle wafer

- Production in three phases, 19 lithography steps
 - → 9 implantations, 2 poly-silicon layers
 - → 2 aluminum layers
 - → last metal copper and thinning of sensitive area





P doped regions: red N doped regions: green





Readout of 4 physical pixel rows simultaneously

4x less switcher channelbut 4x more drain readout lines (DCD)4x higher frame rates (rolling shutter)





Self-aligning technology





Self alignment of implants w.r.t. polysilicon using the stopping power of poly for implants

Reproducibility of charge collection and amplification within matrix defined by lithography alignment tolerances of poly layers and implants

just one sensitive alignment tolerance Poly2 -> Poly1







Poly silicon Bias resistor for each **control line (Gates and Clears)** Setting the whole matrix in bias state with minimum voltage supplies

Used for testing (looking for severe failures – metal shorts at a production state where repairing is possible))







Readout lines (Drains) are connected via test fanout connected by probe card Test of the transistor row (simple IVs)

Disconnection of test fanout when tests are finished

activating 1 Gate (depfet row) measuring drain currents

- -> sample of IV curves
- -> any shorts between drain lines
- -> any interrupted darin lines (opens) non adressed gate rows are kept passive by resistor bus structure









More fancy design feature - CCCG

Actually DEPFET has three control lines: Gates, Clear, and ClearGate No space at balcony for an additional switcher chip and within pixel for a futher metal line

Saving one switcher channel (for Clear Gate) by a design feature called capacitively coupled clear gate (CCCG)

Making use of the 'parasitic' overlapp capacitance between Clear and 'floating' ClearGate





Coupling factor 0.2 (estimate), complete Clear at Vclear = 15V (Edi Prinkler)



Principles of Clear process – potential in IG, CG, Cl region



N-buried channel MOST operated in source follower mode



ClearGate Hi increase by 1V saves about 3V ... 4V of Clear Hi

Full module biassing from top side



Back side biassing via puch through mechanism from top facilitates module construction



Idea for biassing SDDs by C. Fiorini, A. Longoni, Peter Lechner, 2000



Almost the same requirements as for Belle

80kHz frame rate High position resolution Rad. Hardness Compact module design

- -> fast (rolling shutter)
- -> thin sensor, small pixel
- -> multiple measures
- -> ASM with bump bonded control and ro chips

Large charge handling capability

Internal Gate of Belle pixel stores about 50 k electrons

For EDET we need about 1M !

But there was a solution which we had to adapt

DEPFET with Non-linear Gain



DSSC

- all signal charges stored under FET channel
- all signal charges cause an equal effect on the FET current
- \triangleright linear $\Delta I/Q_{sig}$ characteristics



- signal charges at high levels also stored under source
- ▷ less/no effect on FET current
- \triangleright non-linear $\Delta I/Q_{sig}$ characteristics
- gain curve engineering by dose & geometry of implantations
- calibration of non-linear gain curve
 - \triangleright pixel by pixel
 - Designation calibration procedure defined

NP1.M-230, mon G. Weidenspointner DSSC calibration



UNIVERSITÄT PNSenso

European

Peter Lechner PNSensor GmbH IEEE-NSS, 25oct11





Xray photon counter



layout

- ▷ DEPFET & SDD, hexagonal pixels
- \triangleright pitch in x/y 204/236 μ m
- ▷ sensor format 128 x 256
- ▷ zig-zag row-wise supply lines
- irregular routing from hexagonal sensor pixels to landing pads in rectangular asic cells in ubm layer





- $Descript{S}$ horizontal supply lines end in vertical bus strips
 - \mapsto connected to wire bond pad
 - \rightarrow supply of 64 x 64 pixel subunit
- $Descript{bump}$ & wire bond pads for ASIC i/o lines

See talk by Matteo Porro on Wednesday 🙂

Peter Lechner PNSensor GmbH IEEE-NSS, 25oct11



very fast: 5MHz Hybrid pixel detector approach (bump Circular Depfet surrounded by drift rings bonding) thick silicon – 450µm amplifier p+ drain clear gate p+ source FET gate n+ clear deep p-well deep n-doping 'internal gate' depleted n-Si bulk p+ back contact \triangleright **DEPFET & SDD**, hexagonal pixels \triangleright pitch in x/y 204/236 µm

for EDET 80k - three problems: pixel size , mass, speed

EDET approach – smaller linear transistor





No need of multiple deep n-implantations as in circular designs

View from SE (Clear Side)





Charge overflow regions (OFR)





22.05.2023



Challenge: Radiation Hardness





More radiation hard Clear Gate region !?

Clear/ClearGate voltages - operation window







Parasitic hole current beneath Clear Gate

The larger the triangle the safer the operation \bigcirc



clear gate [V]

2

0

-2

-2

0



Assuming: Gq = 80pA/e- in signal compression mode

Measurements by Mitja Predikaka





2

clear OFF [V]

4

824 ke-

1210 ke-

100 %

0

2

clear OFF [V]

-2

Operation window decreases if storage charge increases because

-2

Barrier hight to ClearGate gets smaller

 $\mathbf{2}$

clear OFF [V]

Storage regions become more negative and less attractive for additional electrons

0

Charge handling capability is very vulnerable to potential fluctuation beneath ClearGate inhomogeous radiation damage

The thinner the gate dielectics the more rad hard

MPG HLL

We processed Depfets with rather thin dielectrics beneath ClearGate



Thin oxides survived - small test matrice





Be carefull with Clear High Voltage – 14V ... 15V max !!



Rainer Richter, Halbleiterlabor der MPG

Typical transfer IV Id vs VG (Vcl=7V, Vclg=5V)

W15 H04 upper righ trans.



Measurement of empty Internal Gate potential monitoring clear gate currents (W14 H04) upper right trans. W/L=10/6





Radiation test and matrix operation see talk by Ch. Koffmane

22.05.2023

Summary



- Survey through the EDET 80k sensor technology and design features
 Basic technology and many design ideas are taken from Belle PXD
- Differences

even thinner very pixel regions (50μm or 30μm) rectangular DEPFET pixels (60μm x 60μm) with signal compression having a charge handling capability of > 1Mio. electrons (corresponding to > 100 primary electrons of 300keV)

- Inhomogeneous oxide damage in clear gate regions (poly 1) detoriates potential barriers affecting charge handling capability
- Prototype EDET sensors with very thin ClearGate oxide are under investigation



Thanks for your attention

22.05.2023



Position Resolution and Contrast

What do we need?

thin detector

 50μ m thick detector with 200μ m passive Si support structure 50µm thick detector without support structure beam stop 20mm beneath



30

works only at very low power consumption for thermal reasons !



DEPFET operation principle

DEPFET integrated amplifier p-FET on depleted n-bulk

signal charge collected in potential minimum below FET channel

"Internal Gate"

FET current modulation ≥ 300 pA/el. reset via n-FET (called Clear) low capacitance & noise

charge storage, readout on demand (rolling shutter mode)



EDET 80k 512 x 512 Module : view on ro-electronics



Similar to Belle2 – lateral Cu lines, vertical Al lines -> power sensing DHP is replaced by DMC (footprint very similar) Direct bonding to PCB panel (no copper soldering) – saves space 50um pixel -> 60µm pixel wider matrix - larger gaps inbetween RO chips, better power connection

Module cross section





Simulation domain

New SIMS measurements – completely different than before







No n-doping, no space charge, no pot. barrier

some n-doping, some charge, weak pot. barrier







- Triple clear gate lines to cope with inhomogeneous radiation
- Bias resistors for the cap. coupled Clear Gates
- Bus resistors for Clears
- ESD protections resistors for the poly lines Gate and





3

We want to see something ...



50 (better 100) primary electrons per pixel provide enough contrast



100 primary e- (300keV, 50µm Si)

-> 800 000 signal electrons to be stored per pixel

Dynamic range problem !

For example:

Charge handling capacity of a Belle2-PXD DEPFET: 50 000 e-



H5.0.29







PXD9 layout: poxp & al2n



Break through at **outer most** guard ring! (against all expectations)

H5.0.29





Lens: x20 Camera: InGaAs



Lens: x100 Camera: InGaAs

What happens if the Internal Gate is full?



DEPFET technology offers a simple natural solution



Internal amplification

gq = dI/dQsig

for a given transistor :

gq ~ channel carrier velocity

gq ~ fraction of mirror charge

influenced in the channel by Qsig < 1

Multiple n-implants to create an electric field towards the Internal Gate and to tailor the response

With courtesy: P. Lechner et al DEPFET Active Pixel Sensor with Non-Linear Amplification IEEE NSS, Valencia 2011