






# SWITCHER-B 2.3 – PROBE CARD TESTS

Treis, Koffmane




## SWITCHER-B 2.3

- Two 200 mm wafers were received end of 2022
- SwticherB with pads (no bumps yet)
- Dedicated probe card ordered in 2022 for test on pads
- PA200 4inch probe card holder ordered and installed in 2022



# SETUP ISSUES


- Pin header orientation mirrored on delivery card (work around possible)
- short due to solder paste under the micro USB connector
- EEPROM for the configuration of the USB interface not programmed on new probe card (FT232C default settings don't fit to probe card)
- res\_n assignment commented in Verilog code (all blocks in reset, no USB communication)



```

switcher-firmware > Probecardv2 > topv
137 assign DIGITALIO7 = switcher_serin;
138
139 reg software_rst_n;
140
141 //assign res_n = main_dcm_locked && PE1 && software_rst_n; //IVAN
142 assign SWITCHER_TRSTB = SWITCHER_TRST;
143
144 main_clk_instance_name (
145     .CLKIN_IN(CLK48),
146     .RST_IN(1'b0), //new pb
147     .CLKIN_IBUFG_OUT("unused"),
148     .CLK0_OUT(main_clk),
149     .LOCKED_OUT(main_dcm_locked)
150 );
151
152 OBUFDS obufds_switcher_clk_I (
153     .I(switcher_clk),
154     .O(SWITCHER_CLK_P),
155     .OB(SWITCHER_CLK_N)
156 );
157
158 OBUFDS obufds_switcher_serin_I (
159     .I(switcher_serin),
160     .O(SWITCHER_SERIN_P),
161     .OB(SWITCHER_SERIN_N)
162 );
163
164 OBUFDS obufds_switcher_gstr_I (
165     .I(switcher_gstr),
166     .O(SWITCHER_GSTR_P),
167     .OB(SWITCHER_GSTR_N)
168 );
169
170 OBUFDS obufds_switcher_cstr_I (
171     .I(switcher_cstr),
172     .O(SWITCHER_CSTR_P),
173     .OB(SWITCHER_CSTR_N)
174 );
175
176 IBUFDS #(,DIFF_TERM,"TRUE") ibufds_switcher_serout_I (
177     .O(switcher_serout),
178     .I(SWITCHER_SEROUT_P),
179     .IB(SWITCHER_SEROUT_N)
180 );
181
182 //Sub module instantiations
183
184 jtag_engine jtag_engine_I (
185     //Infrastructure
186     .clk(main_clk),
187     .res_n(res_n),
188
189     //Interface to USB: Data to JTAG
190     .data_to_jtag_clk(main_clk),
191     .data_to_jtag(data_usb2jtag_reg),
192     .data_to_jtag_valid(data_valid_usb2jtag_reg),
193     .data_to_jtag_almost_full( /* NOT USED */),
194
195




```





# TEST RESULTS

- SW-VDDD 1.8 V, 3 mA
- JTAG chip ID readback okay (0x23456789)
- SW\_SerOut okay, probed on pads on probe card
- random channels (gate0/clear0, gate1/clear1, gate28/clear28) probed on pads on probe card with different timings
- skipping gate1 applied in software and checked on the scope (gate0 is extended)
- Sw-Sub connected to GND, GateLow and ClearLow set to 0 V, GateHigh = 5V, ClearHigh = 7V










# TEST RESULTS

- random channels (gate0/clear0, gate1/clear1, gate28/clear28) probed on pads on probe card with different timings
- skipping gate1 applied in software and checked on the scope (gate0 is extended)
- Sw-Sub connected to GND, GateLow and ClearLow set to 0 V, GateHigh = 5V, ClearHigh = 7V



# OPEN TOPICS

- Test with application like Sw-Sub, GateLo and ClearLo voltages
- Re-work probe card for bumped SwitcherB (needles not in a good shape)



**SCHEMATIC DIAGRAM** Typical Channel

