



# Short Summary: Current DCDB Performance



Jochen Knopf jochen.knopf@ziti.uni-heidelberg.de DEPFET Collaboration EVO-Meeting 13.10.2010

#### ADC's Integral Non-Linearity





#### ADC's Noise (RMS)





## Gain Map





## **DCDB** Speed Tests

Measurements show:

- DCDB is operating well with 320ns sampling period (= DEPFET row period)
- 160ns sampling period: Still working ~2-3x noise
- <128ns sampling period: No satisfying operation



Reason: Bug in an analog delay element for the steering signals of the current memory cells

 $\rightarrow$  Needs to be fixed in the next chip revision!



### **DCDB** Test Summary

- ✓ DCDB production is finished. The 7<sup>th</sup> metal layer / bump bond process seems to work
- ✔ Test environment is set up: DCD-RO, bumping, PCB, FPGA firmware, software
- Power consumption within the expected range
- ✓ JTAG configuration interface is operating
- ✓ JTAG Boundary Scan is operating
- ✓ Synchronous reset network is working properly
- ✔ Digital data conversion and serialization is working
- ✔ ADC's point of operation is found
- ✔ Dynamic offset compensation mechanism is operating
- X Double correlated sampling mode needs externally generated strobe signal
- X There is a gain variation that needs to be understood
- The minimum sampling period is limited to 320(160)ns due to a bug in a delay element

