Introduction to FPGA Programming

Timetable

Previous tabNext tab

• Mon 26/08
• Tue 27/08
• Wed 28/08
• Thu 29/08
• Fri 30/08
• All days

Print

PDF

Full screen

Detailed view

Filter

09:00

10:00

11:00

12:00

Davide Cieri

Lesson 1: Digital Systems, FPGAs and HDL

A.1.01/03 - Alps, MPP

09:00 - 09:45

Lab 1: First Look at Vivado

A.1.01/03 - Alps, MPP

09:45 - 10:05

Lab 2: Simulating an HDL design with Vivado and GHDL

A.1.01/03 - Alps, MPP

10:05 - 11:00

Coffee break

A.1.01/03 - Alps, MPP

11:00 - 11:30

Davide Cieri

Lesson 2: VHDL Fundamentals

A.1.01/03 - Alps, MPP

11:30 - 12:00

Lab 3: Wiring Switches to LEDs

A.1.01/03 - Alps, MPP

12:00 - 12:30

Updating the timetable...